Regviz

NXP Semiconductors /LPC18xx /EMC /DYNAMICREADCONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DYNAMICREADCONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC18xx/EMC/DYNAMICREADCONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DO_NOT_USE)RD0RESERVED

RD=DO_NOT_USE

Description

Configures the dynamic memory read strategy.

Fields

RD

Read data strategy.

0 (DO_NOT_USE): Do not use. POR reset value.

1 (HALF): Command delayed by 1/2 EMC_CCLK.

2 (HALFPLUSONE): Command delayed by 1/2 EMC_CCLK plus one clock cycle.

3 (HALFPLUSTWO): Command delayed by1/2 EMC_CCLK plus two clock cycles,
RESERVED

Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data